Why are compilation errors in the VHDL design example for Intel Agilex® 7 device EMIF IP when using the Cadence NCSim* or the Cadence Xcelium* simulators?

Due to a problem in the Intel® Quartus® Prime Pro Edition Software version 21.2 and earlier, you may see similar errors below when compiling the VHDL design example for Intel Agilex® 7 device EMIF IP in the Cadence NCSim* or the Cadence Xcelium* simulators.

ncelab: *E,CFEPLM (sim/ip/ed_sim/ed_sim_emif_cal/altera_emif_cal_iossm_210/sim/ed_sim_emif_cal_altera_emif_cal_iossm_210_cohzsbq_arch.sv,15|60): Foreign module port calbus_rdata_1 of mode in must be associated with port/signal of entity/component ED_SIM_EMIF_CAL_ALTERA_EMIF_CAL_IOSSM_210_COHZSBQ_ARCH (sim/ip/ed_sim/ed_sim_emif_cal/altera_emif_cal_iossm_210/sim/ed_sim_emif_cal_altera_emif_cal_iossm_210_cohzsbq.vhd: line 65, position 66).

ncelab: *E,CFEPLM (sim/ip/ed_sim/ed_sim_emif_cal/altera_emif_cal_iossm_210/sim/ed_sim_emif_cal_altera_emif_cal_iossm_210_cohzsbq_arch.sv,15|60): Foreign module port calbus_seq_param_tbl_1 of mode in must be associated with port/signal of entity/component ED_SIM_EMIF_CAL_ALTERA_EMIF_CAL_IOSSM_210_COHZSBQ_ARCH (sim/ip/ed_sim/ed_sim_emif_cal/altera_emif_cal_iossm_210/sim/ed_sim_emif_cal_altera_emif_cal_iossm_210_cohzsbq.vhd: line 65, position 66).

This problem is fixed starting with the Intel® Quartus® Prime Pro Edition Software v21.3.