Description
Due to a problem in the Intel® FPGA SDK for OpenCL version 19.3, this false warning may be produced when unrolling a loop which includes reads/writes from an array of channels. This loop is correctly unrolled.
Resolution
This problem is fixed in Intel® FPGA SDK for OpenCL software version 20.2.