Article ID: 000085219 Content Type: Troubleshooting Last Reviewed: 07/19/2015

Is it possible to power down the VCCIO voltage in Stratix II devices after configuration?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Yes, the VCCIO voltage of Stratix® II device I/O banks that do not have configuration pins can be powered down after configuration. The power down ramp rate must be less than 100ms.

The VCCIO voltage of I/O banks that have configuration pins must not be powered down while in user mode.

Related Products

This article applies to 1 products

Stratix® II FPGAs

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.