Article ID: 000084992 Content Type: Troubleshooting Last Reviewed: 05/16/2014

Does Altera provide rise and fall time specifications for the JTAG input signals TCK, TMS, and TDI?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

Altera® does not provide rise and fall time specifications for the JTAG input signals TCK, TMS, and TDI. 

You can refer to the Input Signal Edge Rate Guidance (PDF) White Paper for further guidance on this topic.

Related articles

Related Products

This article applies to 38 products

Cyclone® V GX FPGA
Arria® V GZ FPGA
Stratix® V GS FPGA
Stratix® II GX FPGA
Stratix® II FPGAs
Arria® V GX FPGA
Stratix® V GT FPGA
Arria® V GT FPGA
HardCopy™ III ASIC Devices
Stratix® III FPGAs
Stratix® IV GX FPGA
Arria® II GX FPGA
Arria® II GZ FPGA
Stratix® IV GT FPGA
Cyclone® V E FPGA
Stratix® V E FPGA
Stratix® FPGAs
MAX® V CPLDs
Stratix® GX FPGA
Arria® GX FPGA
Cyclone® V SX SoC FPGA
Cyclone® V ST SoC FPGA
HardCopy™ IV GX ASIC Devices
Cyclone® V SE SoC FPGA
Cyclone® IV E FPGA
Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Cyclone® FPGAs
MAX® II CPLDs
MAX® II Z CPLD
HardCopy™ IV E ASIC Devices
Cyclone® III LS FPGA
Stratix® IV E FPGA
Cyclone® V GT FPGA
Cyclone® III FPGAs
Stratix® V GX FPGA
Cyclone® IV GX FPGA
Cyclone® II FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.