Article ID: 000082139 Content Type: Error Messages Last Reviewed: 09/11/2012

Error: Port pll_areset is being set to the state USED which is incompatible with the current settings of DESERIALIZATION_FACTOR(<J>), USE_EXTERNAL_PLL(ON). The legal state is UNUSED

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

This error may be generated by the Quartus® II software version 10.0 when creating an ALTLVDS_RX megafunction using the MegaWizard™ Plug-In Manager. This error occurs when Dynamic Phase Alignment (DPA) mode is enabled and the megafunction uses an external PLL for designs targeting Stratix® III, Stratix IV, Arria® GX, Arria II GX, HardCopy® III and HardCopy IV devices.

A patch is available to fix this problem for the Quartus II software version 10.0. Download and install Patch 0.32 from the appropriate link below.

This problem is fixed beginning with the Quartus II software version 10.0 SP1.

Related articles

Related Products

This article applies to 9 products

HardCopy™ III ASIC Devices
HardCopy™ IV E ASIC Devices
HardCopy™ IV GX ASIC Devices
Stratix® III FPGAs
Stratix® IV E FPGA
Arria® II GX FPGA
Arria® GX FPGA
Stratix® IV GT FPGA
Stratix® IV GX FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.