Article ID: 000080529 Content Type: Troubleshooting Last Reviewed: 08/16/2012

Arria V Pin-Out Table: Known Issues

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description Issue 63759:  Pin out tables for all Arria V devices dated July 2012 and earlier

The pin out files do not show that DCLK can be used as a user I/O after configuration when the configuration mode is an Active mode.  DCLK can be used as a regular I/O pin after configuration when the configuration mode is an Active mode

Related Products

This article applies to 4 products

Arria® V SX SoC FPGA
Arria® V ST SoC FPGA
Arria® V GT FPGA
Arria® V GX FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.