Article ID: 000080190 Content Type: Troubleshooting Last Reviewed: 10/29/2013

The supplied JTAG Debug Information (.jdi) file for the project does not appear to match the specified target device as not all nodes have hierarchy info.

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to an issue with the Quartus® II software version 12.0 and later, this error may occur the Quartus II software output files is set to a directory other than the default location. The default location is the same location as the project.

    Resolution

    To work around this problem, copy the generated .jdi file from the project output directory to the directory where the .qpf file is located. Open the External Memory Interface Toolkit and follow the normal procedure for connecting your design.

    This issue has been fixed beginning with the Quartus II software version 12.1.

    Related articles

    Related Products

    This article applies to 20 products

    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Stratix® V GX FPGA
    Stratix® V GT FPGA
    Cyclone® V GX FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA
    Arria® II GZ FPGA
    Stratix® III FPGAs
    Stratix® IV GX FPGA
    Stratix® IV GT FPGA
    Cyclone® V E FPGA
    Stratix® V E FPGA
    Stratix® IV E FPGA
    Cyclone® V SE SoC FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.