Description
You can use the SignalTap® II logic analyzer to debug an APEX® II design that includes an LVDS transmitter channel as long as the channel is 10 bits wide or less.
For more information on using the SignalTap II logic analyzer, refer to the Design Debugging Using the SignalTap II Embedded Logic Analyzer (PDF) chapter in volume 3 of the Quartus II Handbook.