Description
You may see this warning when using Cadence simulation tools with VHDL files generated by SOPC Builder or Qsys. This warning does not have any effect on the simulation results and can be safely ignored.
Resolution
This warning message can be suppressed with the following Tcl command in Cadence simulation tools:
ncsim> set pack_assert_off {std_logic_arith}