Article ID: 000075829 Content Type: Troubleshooting Last Reviewed: 04/12/2023

Why do I see hold time violations in the Intel® MAX® 10 FPGA On-Chip Flash in the Intel® Quartus® Prime Software version 15.1?

Environment

  • Intel® Quartus® Prime Design Software
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the timing model in the Intel® Quartus® Prime Software version 15.1, you might see timing violations in the Intel MAX® 10 FPGA On-Chip Flash on the following register:

    *altera_onchip_flash_block:altera_onchip_flash_block|drdout[0]

    Note that this register is both the source and destination for the hold violation.

    Resolution

    This violation is false and can be ignored. This problem has been fixed in the Intel Quartus Prime Software v15.1.1

    Related Products

    This article applies to 1 products

    Intel® MAX® 10 FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.