Description
Altera has identified that during functional simulation of Stratix® IV GX transceiver instance, the rx_phase_comp_fifo_error output port is always at an undefined state . This is a known issue. Altera recommends you not to use this port for simulation of Quartus® II software version 8.0 designs.