Article ID: 000075468 Content Type: Troubleshooting Last Reviewed: 01/13/2023

java.lang.Exception: master_read_32: This transaction did not complete in 60 seconds. System Console is giving up.

Environment

  • Intel® Quartus® Prime Pro Edition
  • JESD204B Intel® FPGA IP
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT

    Critical Issue

    Description

    You might see this error message when running the JESD204B 15G design example on Intel® Stratix® 10 H-Tile ES devices when compiled in the Intel® Quartus® Prime Pro  Edition Software version 17.1 Update 1 or earlier.

    Resolution

    To work around this issue, try compiling the design in the Intel Quartus Prime Pro Edition Software with a different seed.

     

    Related Products

    This article applies to 1 products

    Intel® Stratix® 10 FPGAs and SoC FPGAs

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.