Article ID: 000075283 Content Type: Troubleshooting Last Reviewed: 09/11/2012

What is the minimum pulse width requirement for DEV_CLRn pin on a Stratix device?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description The minimum pulse width requirement for the DEV_CLRn pin for a Stratix® device is 500us.

Related Products

This article applies to 1 products

Stratix® FPGAs

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.