Article ID: 000074970 Content Type: Product Information & Documentation Last Reviewed: 03/19/2013

How can I monitor if a device is configured successfully with the periphery image in CvP initialization and update mode if the CvP_CONFDONE pin has not been enabled?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

If you use the CvP_CONFDONE as a regular I/O pin, you will not be able to use it to monitor if a device is configured successfully with the periphery image in CvP initialization and update mode.

 

If you turn on the CvP_CONFDONE pin option in the Quartus® II software, it will be a dedicated output pin and it can no longer be user as regular I/O pin in user mode. If you turn off this option, the CvP_CONFDONE pin functions as a normal user I/O pin.

 

Resolution

If you want use this pin as regular I/O in user mode, you can monitor the CvP_CONFIG_DONE signal from the PCIe host when configuring the fabric (core) image into the device. This signal indicates that the control block has completed the device configuration using CvP and there are no errors. Refer to table 6–7 in the Configuration via Protocol (CvP) Implementation in Altera FPGAs user guide (PDF).

Related articles

Related Products

This article applies to 11 products

Cyclone® V SX SoC FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Stratix® V GT FPGA
Stratix® V GS FPGA
Cyclone® V GT FPGA
Stratix® V GX FPGA
Cyclone® V GX FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.