Description
You may see this problem if the Clock Control Block Intel® FPGA IP (ALTCLKCTRL) is configured with "For external path" mode.
This is because the ena input is not used internally in this mode.
Resolution
There is no workaround for this problem.
This information will be updated in a future version of the Clock Control Block (ALTCLKCTRL) IP Core User Guide.