Article ID: 000074590 Content Type: Troubleshooting Last Reviewed: 08/30/2023

Why do I see a DQS write preamble (tWPRE) violation in hardware when using DDR3 or DDR2 SDRAM hard memory controller with UniPHY?

Environment

  • Quartus® II Subscription Edition
  • External Memory Interfaces Debug Component Intel® FPGA IP
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    Due to a problem in the Quartus® II software, when using the hard memory controller with UniPHY, a tWPRE timing violation might be observed when probing the signals with an oscilloscope. This issue occurs because the parallel termination circuitry (read OCT) does not switch to series termination mode early enough to prevent squelching of the DQS write preamble.

     

    Resolution

    This problem does not affect hardware operation. Please get in touch with Intel® IPS Support for more details.

     

    Related Products

    This article applies to 9 products

    Arria® V ST SoC FPGA
    Arria® V SX SoC FPGA
    Arria® V GZ FPGA
    Cyclone® V GX FPGA
    Cyclone® V ST SoC FPGA
    Cyclone® V SX SoC FPGA
    Cyclone® V SE SoC FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.