Description
QDRII SRAM controller in Quartus® II and IP version 7.1 incorrectly reports read_data_valid in burst of 4 mode under following conditions:
- Simultaneous reads and writes continuing 5 or more system clock cycles.
- The first read is an odd address.
This issue has been fixed in Quartus II and IP version 7.2.