Description
Due to a problem in the Intel® FPGA SDK for OpenCL version 19.2, this error may be seen when compiling an OpenCL kernel which uses a channel between two heterogeneous global memories using Stratix 10® MX devices.
Resolution
This problem is fixed beginning with the Intel® FPGA SDK for OpenCL software version 19.3.