Article ID: 000073767 Content Type: Troubleshooting Last Reviewed: 12/20/2016

Can I swap DQ pins of the HMC to ease routing congestion?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description After assigning the dedicated DQ pins of the FPGA according to the index on the mem_dq port, it is OK to swap the data bits on the board. Please make sure to only swap data bits within the same DQS group (byte lane). You can also swap DQS groups by swapping all the signals in a DQS group (DQ/DQS/DM) with the corresponding signals in another DQS group.

Related Products

This article applies to 11 products

Cyclone® V SX SoC FPGA
Cyclone® V GT FPGA
Cyclone® V GX FPGA
Arria® V GZ FPGA
Arria® V SX SoC FPGA
Cyclone® V ST SoC FPGA
Arria® V ST SoC FPGA
Arria® V GX FPGA
Arria® V GT FPGA
Cyclone® V E FPGA
Cyclone® V SE SoC FPGA

Need more help?

Contact support

Disclaimer

1

All postings and use of the content on this site are subject to Intel.com Terms of Use.