The browser version you are using is not recommended for this site. Please consider upgrading to the latest version of your browser by clicking one of the following links.
Why is nSTATUS driving low after CONF_DONE transitions high when configuring Altera FPGA devices using enhanced configuration devices or serial configuration devices programmed with .JIC or .POF files?