Verilog HDL: Unsigned Multiplier

This example describes an 8 bit unsigned multiplier design in Verilog HDL. Synthesis tools detect multipliers in HDL code and infer lpm_mult function.

Unsigned multiplier vlog

Figure 1. Unsigned multiplier top-level diagram.