altotp Intel FPGA IP

Parent topic: altotp Intel FPGA IP

Output Ports

Port Name	Required	Description	Comments
otp_dout	Yes	OTP data output.	The OTP data is serially read from the access register. The data is read from the LSB to the MSB of the 128-bit OTP data.

Parent topic: altotp Intel FPGA IP

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.