ID:16867 Verilog HDL info at <location>: <string> is declared here

CAUSE: Quartus Prime Integrated Synthesis generated the specified info message for the specified location in a Design File.

ACTION: No action is required. A future version of the Quartus Prime software will provide more extensive Help for this info message.