ID:13554 Verilog HDL error at <location>: failed to elaborate task or function "<name>"

CAUSE: The Quartus Prime integrated synthesis encountered one or more errors during the elaboration of the specified task or function.

ACTION: You must fix the problem identified by prior error messages.