ID:13339 Verilog HDL error at <location>: invalid operation on real number

CAUSE: In a Verilog Design File (.v) at the specified location, you used a bit-wise operation in a real number expression; however, real number expressions do not support bit-wise operations.

ACTION: Edit the design to use an integer or reg variable type if you require bit-wise operations.