ID:21405 Verilog HDL error at <location>: right bound of cycle delay range must be greater than or equal to the left bound

CAUSE: Intel Quartus Prime Synthesis generated the specified error message for the specified location in a Design File.

ACTION: Fix the problem identified by the message text. A future version of the Intel Quartus Prime software will provide more extensive Help for this error message.