ID:17539 Verilog HDL error at <location>: elements of dynamic variables may not be written with nonblocking, continuous or procedural continuous assignments

CAUSE: Quartus Prime Integrated Synthesis generated the specified error message for the specified location in a Design File.

ACTION: Fix the problem identified by the message text. A future version of the Quartus Prime software will provide more extensive Help for this error message.