ID:14371 SystemVerilog error at <location>: assignment patterns on both sides of an assignment is not supported

CAUSE: Quartus Prime Integrated Synthesis generated the specified error message for the specified location in a Design File.

ACTION: Fix the problem identified by the message text. A future version of the Quartus Prime software will provide more extensive Help for this error message.