state machine Definition

A sequential circuit that advances through a number of states. A state machine can be defined in a Vector Waveform (.vwf) File, VHDL Design (.vhd) File, or Verilog Design (.v) File, or in a State Machine Declaration in an AHDL Text Design (.tdf) File.