Simulation

Specifies options for the generation of simulation files.

Create simulation model

Defines whether to create a simulation model and if the output files must be Verilog or VHDL.