sampling window Definition

In designs that use the LVDS I/O standard, the sampling window is the period of time that the input data must be stable to ensure that the data is successfully sampled by the LVDS receiver Intel^® FPGA IP. The sampling rising clock edge must occur in the middle of the sampling window for data sample to occur. This sampling window size varies by device speed grade.