HDL Language Support VHDL Synthesis Support Example of SIGNED type Example of Case Statement Example of Standard Logic Conversion Function Example of UNSIGNED type Verilog HDL Synthesis Support SystemVerilog Synthesis Support Module Instantiation Using Mixed Languages