Source Assignments Report

Reports assignments created from synthesis attributes in for Verilog, VHDL, or AHDL source files and includes the Assignment name, the assignment Value, the source instance the assignment is From, and the destination instance the assignment is pointing To.

To locate the source of assignments in other analysis tools, right-click the