Chip Planner Options Dialog Box

Parent topic: Chip Planner Options Dialog Box

Disable shading color for Logic Lock regions

Directs the Chip Planner to display Logic Lock regions as an outline, without shaded fill.

Parent topic: Chip Planner Options Dialog Box

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.