Verilog HDL Example Instantiation

lcell <instance_name> (.in(<input_wire>), .out(<output_wire>));

Important: To successfully perform RTL simulation and formal verification, use lowercase primitive name in instantiation.