Verilog HDL Example Instantiation
latch <instance_name> (.d(<input_wire>), .ena(<input_wire>), .q(<output_wire>));
Important: To successfully
perform RTL simulation and formal verification,
use lowercase primitive name in
instantiation.