Verilog HDL Example Instantiation
carry_sum <instance_name> (.sin(<input_wire1>), .cin(<input_wire2>), .sout(<output_wire1>), .cout(<output_wire2>));
Important: To successfully perform RTL
simulation and formal verification, use lowercase
primitive name in instantiation.