divide Intel FPGA IP

Parent topic: divide Intel FPGA IP

Output Ports

Port Name	Description
`quotient[]`	Output port `WIDTH_Q` wide.
`remainder[]`	Output port `WIDTH_R` wide.

Parent topic: divide Intel FPGA IP

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.