lpm_bustri Intel FPGA IP

Parent topic: lpm_bustri Intel FPGA IP

Parameters

Parameter	Type	Required	Description
`LPM_WIDTH`	Integer	Yes	Width of the `data[]`, `result[]`, and `tridata[]` ports.

Parent topic: lpm_bustri Intel FPGA IP

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.