ID:13597 SystemVerilog error at <location>: illegal assignment - <string>
CAUSE: The assignment at the specified location in a SystemVerilog Design File (.sv) has one or more problems. The string argument provides more details.
ACTION: Fix the problem identified by the message text.