Verilog HDL Example Instantiation
lut_output <instance name> (.in(<input_wire>), .out(<output_wire>) );
Important: To successfully
perform RTL simulation and formal verification,
use lowercase primitive name in
instantiation.