ID:16518 WYSIWYG RAM primitive "<name>" port "<name>" and "<name>" cannot connect at the same time
CAUSE: In the current design, you have connected both aclear and sclear ports, which is not allowed.
ACTION: Modify the design to either connect aclear or sclear in a single design.