divide Intel FPGA IP

Parent topic: divide Intel FPGA IP

Output Ports

Port Name	Description
`quotient[]`	Output port `WIDTH_Q` wide.
`remainder[]`	Output port `WIDTH_R` wide.

Parent topic: divide Intel FPGA IP

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. INTEL, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Intel Corporation in the U.S. and other countries.