Simulation

• Create simulation model—Creates a Verilog or VHDL simulation model for the system.