Input Ports
Port Name |
Required |
Description |
Comments |
|---|---|---|---|
oe |
Yes |
Output enable port. |
Must connect to the oe_out port of the altddio_bidir Intel® FPGA IP. |