scalar (Verilog HDL) Definition

A term used to describe a 1-bit net or register that does not contain a range specification, or contains a range specification whose MSB and LSB are the same expression.

See "Section 3.3: Vectors" in the IEEE Std 1364-2001 IEEE Standard Hardware Description Language manual for more information.