Run gate-level simulation automatically after compilation

Directs the selected simulation EDA tool to run a gate-level simulation automatically after the Quartus^® Prime software compiles the design.

The simulation tool processes the VHDL Output File, Verilog Output File, orStandard Delay Format Output Files that are generated during compilation.