Parent topic: Generate HDL (Generate Menu) (Qsys Pro)

Simulation

Create simulation model—Creates a Verilog or VHDL simulation model for the system.

Parent topic: Generate HDL (Generate Menu) (Qsys Pro)

Copyright© 2016 Intel Corporation. All rights reserved. INTEL, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Intel Corporation in the U.S. and other countries.