To perform a timing simulation with the ModelSim interface
Note:
The EDA Netlist Writer generates a functional simulation netlist rather than a timing simulation netlist for designs that specify StratixV or newer device families, even if you specified a timing simulation netlist.