Verilog HDL Example Instantiation

DFFE <instance_name> (.d(<input_wire>), .clk(<input_wire>),

   .clrn(<input_wire>), .prn(<input_wire>), .ena(<input_wire>),

   .q(<output_wire>));